INTRODUCTION
The resistive switching (RS) phenomenon has recently acquired an increasing importance for non volatile storage applications since the resulting devices combine fast operation, compatibility with the CMOS process and huge scaling potential [1] . The phenomenon has been usually studied in MIM structures with a thick insulator (several tenths of nm), based in non standard CMOS chemical elements [2] , in which the conductivity of the dielectric can be switched between a high and a low conductivity states. In this regard, the dielectric breakdown (BD), one of the most relevant failure mechanisms in CMOS technologies [3] , is also characterized by a change of the insulator conductivity state from a low (pre-BD state) to a higher one (post-BD condition) whose currents can differ in several orders of magnitude. Traditionally, and contrarily to the RS phenomenon, the conductivity change due to the BD has been considered to be irreversible. However, several years ago it was shown that in SiO 2 , in some occasions, BD could be reversible [4] , i.e., a low conductivity state could be reached after BD. More recently, we have reported the presence of two interchangeable conductivity states after BD in ultrathin Hf based gate stacks [5] when the current during de BD transient is limited, so that the insulator properties of the dielectric can be at least partially recovered [2, 6] .
In this work, we discuss the similarities of BD and RS phenomena and analyze in detail the change of dielectric conductivity between two states, in MOSFETs with ultra-thin Hf-based high-k dielectric. The procedure to switch between the two states, their local nature and reproducibility are discussed from the gate current characterization. Finally, the transistors performance is analyzed (I D -V D and I D -V G characteristics) for both dielectric conduction states.
II. SAMPLES AND EXPERIMENTAL
The samples used in this work were pMOSFETs with FUSI gate electrode and a dielectric stack formed of a (2.9nm) HfSiON film on top of a 1.2 nm SiO 2 interfacial layer (EOT=1.9 nm). Different combinations of channel width and length have been studied, ranging between W/L=0.25µm/0.15µm and W/L=1µm/0.5µm. The samples were subjected to a sequence of a current limited ramped voltage stress (CL-RVS) to induce the BD (high conductivity state), plus a ramped voltage stress (RVS) without current limitation, to switch to the low conductivity state, following a measurement-stress-measurement scheme shown in Figure 1 . Though this work is focused in the characterization of the phenomenon by means of ramp voltage tests, the BD recovery can be also observed if the gate voltage is kept constant during the stresses [6] . The stresses were applied to the gate with the rest of the transistor terminals grounded and I G , I D , and I S were simultaneously registered. To observe the changes in the device performance after the different stresses, the I D -V D and I D -V G characteristics of the fresh sample and those after the successive CL-RVS and RVS steps of the sequence were registered.
III. BD REVERSIBILITY PHENOMENOLOGY Figure 2 shows typical gate currents measured in the same sample during the CL-RVS and RVS for the initial cycles of the measurement sequence illustrated in Figure 1 . Curve I F (thick line) corresponds to the gate current registered during the first CL-RVS (fresh device). When dielectric BD takes place, at V BD , a fast current increase is observed until reaching the current limit (500µA). At low voltages, the post-BD gate current (I BD ) obtained during the next RVS is, as expected, much larger than I F . However, if the gate voltage continues increasing, at a given voltage (V R ), the I BD current suddenly decreases several orders of magnitude. During the CL-RVS in the next cycle, at low voltages, the gate current (I R ) is larger than the fresh current but lower than I BD . This indicates a partial recovery of the insulator properties of the gate dielectric, suggesting that, in some conditions, BD in ultra-thin Hf-based high-k oxides is a reversible phenomenon, i.e., a BD path that was 'opened' can be 'closed'. If V G continues increasing during the CL-RVS and V BD is reached, BD is observed, so that a high current level is measured again. However, in the next RVS, after V R , the current decreases once more. This behavior can be observed for many iterations of the stress sequence (more than 250 cycles in this work). Moreover, the phenomenon is qualitatively repetitive from sample to sample. It must be emphasized that if a BD appeared during the RVS or during the measurement of the transistor characteristics, the BD would become irreversible (the recovery is no longer observed), and the cycling would not be possible anymore. For this reason, the maximum voltage value of the RVS applied to return to the low conductivity state should be kept below the typical values of V BD . These results indicate that, after a current limited BD, two conduction states are allowed in the dielectric, a high conductivity one (BD state, with gate current I BD ) and a low one (R state, with gate current I R ). Switching between both states occurs when the two threshold voltages are reached (V BD and V R ) and only if BD is produced under current limited conditions. Therefore, a clear similarity, phenomenologically speaking, between the RS and BD mechanisms exists. This can be made evident by comparing the plots in Figure 3 , where typical I-V characteristic for RS in MIM structures is schematically reproduced [1] (left) and an experimental I-V obtained in a MOS capacitor from the same wafer, extracted from the data presented at [5] are shown. In both graphs the existence of the two conductivity states (LRS and HRS in RS terminology, or BD and R respectively, in the terminology adopted for dielectric breakdown) are evident.
IV. VOLTAGES AND CURRENTS DISTRIBUTIONS
Figure 4 (top) shows the V BD and V R values obtained on a single device subjected to more than 250 cycles of the stress sequence. The values of V BD and V R rapidly decrease (in absolute value) in the first cycles and their mean values remain constant in the following ones. The dashed line in Fig.4 (top) indicates the maximum voltage value imposed (|1.3V|) to the RVS after the transient in order to avoid non desired BD events. Fig 4 (bottom) shows the cumulative distribution of V BD and V R (in this representation, a normal distribution corresponds to a straight line). As can be observed, the mean values of the distributions are separated around 1.2V and the spread is larger for V BD . The quotient α=ID/(ID+IS) allows to locate the conduction path in the dielectric along the channel [7] . Two samples, with BD located at the extremes of the channel, are considered. For each sample, the location of the conduction path in the BD and R states is the same and does not change during successive cycles. The cumulative probability distributions of I BD and I R measured at -0.5V are shown in Figure 5 . In this case the transient behavior during the first cycles is not so evident, and the tail observed in I R corresponds to values randomly between the 1 st and the 120 th cycles. Concerning to the I BD distributions, two modes are distinguished, that have been classified here as SBD and HBD attending to the current measured. Note that the current measured at the HBD mode is limited by the external current limitation imposed in the CL-RVS [5] .
V. AREA DEPENDENCE AND CONDUCTION PATH LOCATION
Transistors with different areas have been analyzed to obtain more information about the nature of the R state. Figure 6 shows I BD and I R as a function of the transistor area. No area dependence of I BD and I R is observed, which indicates a localized gate current. The question to be answered is whether the BD and R states are controlled by the same conduction path or not. To check this point the location of the conductive path in the dielectric along the channel [7] has been studied. To do so, the magnitude α, defined as I D /(I D +I S ), has been calculated for all the cycles at the BD and R states. α values close to 1 or 0 indicate that the conductive path is located close to the drain or source, respectively. Figure 7 shows the α evolution with during cycling for the R (top) and BD (bottom) states for two MOSFETs. In each sample, the location of the conductive path through the oxide during the BD and R states is the same and does not change during the successive measuring cycles. This confirms the local nature of the R state and indicates that the conduction in both states should be attributed to the same path, i.e. the conductive path is 'opened' during the BD state and 'closed' during the R state. So that, the partial recovery of the high-k properties in the R state should be attributed to changes in the atomic structure of the conductive path [8] .
VI. IMPACT ON THE TRANSISTOR CHARACTERISTICS
The transistor characteristics related to the channel conduction have been analyzed. Continuous lines in Figure 8a and 8b show the typical I D -V D and I D -V G characteristics, respectively, obtained in fresh transistors. Figures 8c and 8d show the curves when the conductive path has been formed closed to the drain and the device is at the BD state. In this case, the transistor characteristics are completely distorted, and I D -V G changes its sign being impossible to evaluate basic parameters such as the threshold voltage and the saturation current [9] . If the conduction path, at the BD state is located close to the source the drain current is of the order of nA ( fig.  8e and 8f ), because most of the current flows between source and gate. However, when the gate dielectric is switched to the R state, the I D -V D and I D -V G curves are partially recovered (solid circles and open triangles in figure 8a and 8b, respectively), with a large increase of the threshold voltage and decrease of the saturation current. In summary, a catastrophic change in the channel conduction is observed when the dielectric is at the BD state. However the channel electric properties can be partially restored when the conductive path is switched to the R state, with a larger threshold voltage and smaller saturation current.
VII. CONCLUSIONS
In MOSFETs with ultra-thin high-k Hf based dielectrics, after the BD path has been created, two conductivity states are allowed in the insulator, BD and R, being the current during the BD state (I BD ) larger than during the R state (I R ). Switching between the two states is possible when two threshold voltages are applied, V BD and V R , respectively, and only if the current was limited during the BD transient. The effect has strong similarities with the resistive switching phenomenon observed in MIM structures. The value of V BD and V R decrease quickly in the first cycles of switching between the BD and R states, showing a transient behavior, not so clearly observed in the distributions of I BD and I R . In the I BD distributions, two BD modes are distinguished, that have been classified here as SBD and HBD, attending to the measured current. The area dependence of the I BD and I R currents and their location along the transistor channel suggest that the conduction in both states is local and controlled by the same BD path. Finally, the electrical characteristics of MOSFETs show that, when the oxide conductivity returns to the R state, not only the gate current (I G -V G characteristics) is recovered but also the channel current (I D -V D curves). The restoration of the MOSFET performance could have an impact in the circuit functionality, which will have to be analyzed to make accurate reliability predictions.
